Alif Semiconductor /AE302F80F55D5AE_CM55_HP_View /I3C /I3C_DEVICE_ADDR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as I3C_DEVICE_ADDR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0STATIC_ADDR0 (Val_0x0)STATIC_ADDR_VALID 0DYNAMIC_ADDR0 (Val_0x0)DYNAMIC_ADDR_VALID

STATIC_ADDR_VALID=Val_0x0, DYNAMIC_ADDR_VALID=Val_0x0

Description

Device Address Register

Fields

STATIC_ADDR

Device Static Address. In Slave mode of operation this field reflects the value of Static address input port. The controller uses this address to respond to SETDASA CCC command to get the Dynamic address if Static address is valid.

STATIC_ADDR_VALID

In Slave mode of operation this bit reflects the value of static address input port. The input port Static address is expected to be driven to 0x1 only if the device supports I2C or I3C Static address.

0 (Val_0x0): Static address is invalid

1 (Val_0x1): Static address is valid

DYNAMIC_ADDR

Device Dynamic Address. This field is used to program the device Dynamic address. The controller uses this address for I3C transfers. In Main Master mode, the application has to program the Dynamic address through the slave interface as it self-assigns its Dynamic address. In all other modes, the Main Master assigns this address during ENTDAA or SETDASA mechanism.

DYNAMIC_ADDR_VALID

This bit is used to control whether the Dynamic address is valid or not. In I3C Main Master mode, set this bit to 0x1 as it self-assigns its Dynamic address. In all other operation modes, the controller sets this bit to 0x1 when Main Master assigns the Dynamic address during ENTDAA or SETDASA mechanism. In I3C Slave mode the controller sets this bit to 0x1 when Main Master assigns the Dynamic address during ENTDAA or SETDASA mechanism.

0 (Val_0x0): Dynamic address is invalid

1 (Val_0x1): Dynamic address is valid

Links

() ()